GREENPAK[™] INTRODUCTION

18. APRIL 2024 MUHAMMAD A. MATEEN SENIOR FIELD APPLICATION ENGINEER POWER & ANALOG PRODUCTS RENESAS ELECTRONICS CORPORATION




AGENDA


- What is GreenPAK?
- GreenPAK Development Boards
- GreenPAK Simulation Software
- Designing with *GreenPAK*
- GreenPAK Macro Cells (Examples)
- GreenPAK Resources
- Design Security
- Wrap-Up



WHAT IS GREENPAKTM? – A CONCEPTUAL APPROACH

Configurable Mixed-Signal IC








WHAT IS GREENPAK?

The World's 1st Custom Mixed-signal IC (CMIC) Family



- Roughly 60 ICs, each with a unique set of features
- Customizable with simple, free software
- Very small package, down to 1.2mm²
- Low power solution
- Can be used in a myriad of applications...



GREENPAK

Integrate Many System Functions to Minimize Components, Reduce PCB Space, and Lower Power

GreenPAK is ideal for

- Functional replacement of popular mixed-signal standard products and stand-alone discrete circuits
- Providing reliable hardware supervisory functions for devices such as SoCs and Microcontrollers

Easy & fast development tools

- GUI-based GreenPAK Designer software
- Development Kits for circuit emulation and IC programming



1.0 mm x 1.2 mm 0.4 mm pitch STQFN 8-pin package



1.6 mm x 1.6 mm 0.4 mm pitch STQFN 12-pin package



1.6 mm x 2.0 mm

0.4 mm pitch

STQFN

14-pin package



2.0 mm x 2.2 mm 0.4 mm pitch STQFN 14-pin package



1.6 mm x 2.5 mm 0.4 mm pitch STQFN 14-pin package

\$

No

NRE



2.0 mm x 3.0 mm 0.4 mm pitch STQFN 20-pin package



0.4 mm pitch

MSTQFN

22-pin package



4.0 mm x 4.0 mm 0.4 mm pitch STQFN 32-pin package



in hours ner software emulation and IC

Design in

minutes Prototype



No Production Commitment



Production

Lead-time



WHAT ARE KEY BENEFITS OF GREENPAK?

- Faster time to market Average lead time is <u>8-weeks for production qty.</u> Sample qty in 14 days
 - Parts are preprogrammed (Assembly bank) -> Customer parts are programmed, tested, marked accordingly, & packaged -> shipped out to customer
- Adaptable & flexible design
- Design security
 - Parts can be locked -> Black Box from outside
 - Customer specific part number & custom datasheet -> part number can only be ordered by customer owning part number
- BOM & design size reduction
- Lower cost consideration for designs
 - No coding required
 - No additional costs for programming
 - MOQ is one reel (3k or 6k parts; depending on Greenpak part)

KENES


A WIDE FAMILY OF PRODUCTS FOR MANY APPLICATIONS

Overview of Existing Subfamilies

GreenPAK	HVPAK	Automotive GreenPAK
 Dual Supply GreenPAK GreenPAK with Load Switches GreenPAK with Asynchronous State Machine 	 Programmable Mixed-Signal ASIC with High Voltage Features Integrated High Voltage up to 26.4 V and High Current up 3 A Output Drivers PN: SLG471xx More Info 	 Cost-effective NVM programmable devices allowing to integrate many system functions into a single AEC-Q100 qualified IC PN: SLG46xxx-A More Info
 GreenPAK with Low Drop Out Regulators 	AnalogPAK	PowerPAK
 GreenPAK with In-System Programmability PN*: SLG46<i>xxx</i> and SLG47<i>xxx</i> 	 Programmable Mixed-Signal ASIC with Analog Features Rich set of analog blocks (OpAmp's, digital rheostats, etc.) MTP NVM with in-system programmability PN: SLG470xx 	 High PSRR, low noise multi- output LDO IC for advanced camera and sensor systems PN: SLG5100<i>x</i>
More Info	* PN stands for part number	

RENESAS

WHAT CAN I DO WITH GREENPAK™?



Example Applications

- Supervisory Circuits
- System Reset
- LED Control
- Motor & Fan Control
- Power Sequencing
- Voltage Detection
- Frequency Detection
- Sensor Interface
- Port Detection
- Temperature Control
- Battery Monitor
- See <u>COOKBOOK</u> for more! *Not for Automotive qualified GreenPAK

RENESAS

HVPAK DEMO BOARD


SLG47105 Demo Board

allows the User to get acquainted with SLG47105's functionality, especially the H-Bridge and Half-Bridge functions, and demonstrates the power part of the chip



Demo Board Video








GREENPAK APPLICATION EXAMPLES

Power Rail Sequencing

- Can be implemented in any GreenPAK silicon
- Inputs: logic signals, PGs, voltage levels
- Outputs: load switch OEs, LDO OEs, DC/DC OEs, MOSFET gates






GREENPAK APPLICATION EXAMPLES

Wheatstone Bridge Sensors Interface Using AnalogPAK SLG47004





RENESAS





GREENPAK IS COST EFFECTIVE


Integrating multiple discrete ICs & passives into GreenPAK lowers design cost


GreenPAK IC Costs


- Entire portfolio designed to be cost effective
- Fit as much as you can into GreenPAK*
- Average pricing between ~\$0.10 \$0.50**
- Auto GreenPAK between ~\$0.35 \$0.70**

Other Costs Benefits

- *No coding required* streamlined design time
- Reduced prototyping time
- Reduces need for additional components
- Design changes are quick and inexpensive







SELECTING RIGHT GREENPAK FOR DESIGN

Best GreenPAK for application dependent on design requirements

Picking Right Base Die

- Number of GPIO? (6 to 28)
- What is VDD? (1.0V to 5.5V)
- Need for VDD2? (Yes or No)
- SPI or I2C? (Yes, or not required)
- MTP (Multiple-Time Programmable) or OTP?
- Number of voltage rails being monitored?


What Functions / Features?

With many use cases for GreenPAK it is important to determine which functions and features would be utilized. Examples Include:

Analog		Digital	
 Analog switch 	 OpAmp 	Control	 Level shifting
 Battery charge indicator 	Over-temp detection	Deserialization/serialization	 Motor driving
 Comparators 	Potentiometer	Frequency detection	 Pattern generator
Current sense/limiter	Rheostat	 Frequency divider 	 PWM generation
LDOs	 Voltage level detection 	 GPIOs (6-28) 	 Sequencer
Low voltage indicator	 Wake/sleep function 	H-/Half-Bridge	SPI or I ² C Communication
Logic (Mux, gates, etc.)	and More	 I²C expansion 	 System reset
		Interrupt	 Watchdog timer
		LED driving/pattern	and More

Selecting GreenPAK

- Filter by parametric search on web
- Reach out to Distribution FAE /Renesas FAE for support








GREENPAK DESIGN DEVELOPMENT PROCESS


- Development with GreenPAK is FAST
- Create a custom design and debug with Evaluation Kit, or program individual ICs at your fingertips



RENESAS

GREENPAK SAMPLE & PRODUCTION FLOW

- Design changes can be made throughout the development cycle
- Datasheet revision and part top markings reflect different versions of the device through development





GREENPAK DEVELOPMENT BOARDS






GREENPAK DEVELOPMENT TOOLS – STARTING WITH HARDWARE


Where to start with hardware:

- If hardware is required Renesas FAE or GreenPAK product line can provide feedback on which tools / devices to begin design with
- Another option is the <u>SLG4DVKINTRO GreenPAK Introduction</u> <u>Kit</u> which includes:
 - 1x Universal Development Board (this might later change to the Lite board, but for now it is Advanced Dev Board)
 - 1x USB cable
 - 1x SLG4SADIP
 - 2x SLG46120V-DIP
 - 2x SLG46721V-DIP
 - 2x SLG46620V-DIP
 - 2x SLG46537V-DIP
 - 2x SLG46826V-DIP
 - 1x SLG47105V-DIP
 - 1x SLG47004V-DIP





GREENPAK DEVELOPMENT HARDWARE



Provides Full Programming, Emulation and Testing Functionality:

- On Board Signal and Logic Generators
- Socket Connection for GreenPAK Socket Adapters
- USB Mini-b Connector for GreenPAK Software Designer Interface
- LEDs and Test Points for each GPIO
- Expansion Connector for Signal Injection





GREENPAK DEVELOPMENT HARDWARE

Board/Functions	Features		
GreenPAK Advanced Development Platform Program custom samples in minutes using any GreenPAK device.	 USB interface MacOS, Windows and Linux compatible Programming and Emulation Gated expansion header for connection to external test equipment Integrated signal and logic generators LEDs and Test Points for each GPIO 	90	
GreenPAK Serial Debugger Board (GSD) Serial debugging for all GreenPAK parts with I ² C.	 USB interface for power and control 4 pin header with I²C interface to target system MacOS, Windows and Linux compatible GSD supports serial programming for SLG46827 	00	
GreenPAK Development Board Lite Supports Programming and Emulation for Breadboarding and Fast Prototyping	 USB interface MacOS, Windows and Linux compatible Gated expansion header for connection to external test equipment LEDs for visual indication Real-time power monitor function 	%	The second secon
GreenPAK DIP Development Platform Perfect for breadboarding and fast prototypes	 USB interface MacOS, Windows and Linux compatible Programming and Emulation Gated expansion header for connection to external test equipment 	9	

Available online from local/global distribution partners!


RENESAS





GREENPAK SOFTWARE

- Create custom solutions, simulate circuit
- Debug, program ICs,
- EVK hardware is **NOT** needed to get started





Go Configure Software Hub

relop	AI	Al	SLO											
clop					50							Fit	er	
elop		GreenPAK	Part Number	DS	VDD (V)	VDD2 (V)	GPIO	AEC-Q100	Special Features	ACMP	DCMP	Max. CNT/DLY	Max. LUT	Max. DF
elop			BLG51000C	Contact us	2.8 to 5.0	-	6	-		-	-		12	
ciop			ELG51001C	Contact us	2.8 to 5.0	-	4	-			-	-	12	
		AnalogPAK	SLG47910V	Contact us	0.99 to 1.21	1.71 to 3.6	19 + PWR, EN	-	Dense Logic Array; PLL; BRAM	-	-	-	-	
			SLG51002C	Contact us	2.8 to 5.0	1.2 to 5.0	6	-		-	-	-	8	
	GreenPAK Designer	HVPAK	SLG47004V	PDF	2.4 to 5.5	-	8	-	2x Op Amp or 1x In-Amp; 2x Rheostat; 2x An Switch; 2-Ch Auto-Trim; EEPROM	3	-	7	20	
	Designer		III SLG47115V	Contact us	2.3 to 5.5	4.5 to 26.4	8 + 2x HD	-	1x H-/2x Half- Bridge; 2x PWM; CCMP; Int&Diff Amp	2	-	5	17	
mo			III SLG47105V	PDF	2.3 to 5.5	3.0 to 13.2	8 + 4x HD	-	2x H-/4x Half- Bridge; 2x PWM; 2x CCMP; Int&Diff Amp	2	-	5	17	
		PowerPAK	ISLG46811V	PDF	2.3 to 5.5	-	10	-	92 x 8 bit Pattern Generator	1 (4)	-	6	18	
			SLG47513M	PDF	1.0 to 1.65		14			2	-	8	23	
		AutomotivePAK	SLG47512V	PDF	1.0 to 1.65		10	-		2	-	8	23	
			KR SLG46867M	PDF	2.3 to 5.5		10	-	2x P-FET (44mΩ, 2A)	4	-	8	23	
	Course COCA		SLG46857-AP	Contact us	2.3 to 5.5		12	Grade 1	-	4		8	23	
	ForgeFPGA Workshop	ForgeFPGA	SLG46855-AP	Contact us	2.3 to 5.5		12	Grade 2		4		8	23	
			SLG46855V	PDF	2.3 to 5.5		12			4		8	23	
	SLG51000/1 Development			PDE	2.3 to 5.5	1.71 to VDD	17	Grade 2		4		8	19	
	Software			PDE	2.3 to 5.5	1.71 to VDD	17			4		8	19	
			SI 646826V	PDF	2.3 to 5.5	1.71 to VDD	17			4		8	19	
				000						-		-		
			•											
									Details					
							[Datasheet Product	page Application notes Resources Get samples Contact us]					
			Package: STQFN-20											
			 GreenPAK Adv 	lation al Debugger (SLC Development Bo anced Developm	G4DVKGSD) bard (SLG4DVKDIP) ient Board (SLG4D)	+ 2x DIP Proto Board /KADV) + Training Ada) + TQFN-20 #4 (SLG4	pter #1 (SLG4TA20S	26V-DIP) 2-SLG46826), is optior	al + TQFH-20 #4 (SLG45A20SP-20x30)					
			Description: The SLG46826V/0 SLG46826V/G. This hi	3 provides a smal ighly versatile dev	l, low power comp vice allows a wide v	onent for commonly us ariety of mixed-signal f	ed mixed-signal functi unctions to be design	ons. The user creates ed within a very small,	their circuit design by programming the multiple time Non-Volatile Memory (NVM) to conf low power single integrated circuit. The macrocells in the device include the following:	figure the inte	rconnect k	gic, the I/O Pins and	the macrocells of	the
			Two Low Pow Two Voltage F	er General Purpo	ose Rail-to-Rail ACM Ise Rail-to-Rail ACMI):									
			One Se Six Sele	Selectable DFF/La electable Program actable DFF/Latch	atch or 2-bit LUTs; mable Pattern Ger	erator or 2-bit LUT;								
			Eight Multi-Fun Seven :	ction Macrocells: Selectable DFF/Li lectable DFF/Lat	atch or 3-bit LUTs	+ 8-bit Delay/Counters 6-bit Delay/Counter;								
heets			 2-Kbit (256 × Programmable 	Delay with Edge ic Function – 1 D	e (2-Wire) Serial El Detector Output; eglitch Filter with E	PROM emulation with	Software Write Prote	ction;						
iuides			Three Occlipte	1000 to 000								New	- Open	Close

Tabs

- Welcome: Design Tips, Links to Product Brochures, Application Notes, and Training Videos
- Develop: Table of GreenPAK ICs with their
 PCB Footprint and Logic Resource
 Availability
- Demo: List of Common GreenPAK Applications
- Datasheets
- User Guides


Go Configure Software Hub - GreenPAK Designer | Renesas



GreenPAK Designer

Tool Bar

- Set / Erase Wire
- Set / Erase Label
- Rules Checker
- Debug
- Project Settings
- Project Info
- Properties
- Schematic Library
- Components
- NVM Viewer
- Change platform






GreenPAK Designer

Software Simulation

- Voltage Source
- Add Probe
- Remove
- Debugging Controls






GreenPAK Designer

Debug with Hardware

- Logic generator
- Signal generator
- I2C generator






GreenPAK Designer

Emulation Mode together with Evaluation Boards

- Add Logic Generator
- Add I2C Generator
- Add Signal generator
- Debug with Hardware
- Test your Greenpak Programming on Evaluation Board
- LEDs at Test Points can be turned ON /OFF for better debugging





LEDs ON LEDs OFF

GREENPAK FOR LED CONTROL





WHY IS GREENPAK GOOD FOR LED CONTROL APPLICATIONS?

- High drive strength I/Os on GreenPAK allow for direct LED drive
- Multiple output modes allow for your choice in LED drive
- LED dimming and LED breathing can be implemented without any processor overhead
- Can use I²C to remotely control LEDs very easy to implement
- You can customize any way you want



DESIGN DEMONSTRATION #1

- Usage of AMPs to create three different control pins for an RGB-LED
- Goal to switch LEDs when input voltage is higher than ACMP's threshold
- ACMP has different references applied to IN-
- By increasing the voltage at PIN20, the outputs will go HIGH



STARTING THE PROCESS

Launch GreenPAK Designer

- After you have installed <u>GoConfigure Software Hub</u>, open up the program
 - Click the Windows button in the bottom left corner of your screen
 - Scroll to the GoConfigure Software Hub icon and click once to open it
 - Click the GoConfigure Software Hub
- The first time you launch GoConfigure Software Hub, you will land on the Welcome page. Click the "Develop" page next.
- This will give you a window that shows the selection of GreenPAK parts available
- Single click the SLG46826V to highlight it
- Double click on SLG46826V to launch the designer for this silicon



		Software Tool	Part Family												
Careba Careba<	Welcome	Al	Al	SLG46826V							FR	Fitter			
Control August			Generality	Part Number	DS	VDD (V)	VDD2 (V)	GPIO	AEC-Q100	Special Features	ACMP	DCMP	Max. CNT/DLY	Max. LUT	Max. DFF
Date August August <td></td> <td></td> <td>Greenpas</td> <td>SLG51000C</td> <td>Contact us</td> <td>2.8 to 5.0</td> <td></td> <td>6</td> <td>120</td> <td>2</td> <td></td> <td></td> <td></td> <td>12</td> <td></td>			Greenpas	SLG51000C	Contact us	2.8 to 5.0		6	120	2				12	
Construint Busing Ample Am	Develop			SLG51001C	Contact us	2.8 to 5.0		4	0.00			*0	100		-
Green/AL Horse Normal Bit of control R Control Control <th< td=""><td>Develop</td><td></td><td>AnalogPAK</td><td>E SLG47910V</td><td>Contact us</td><td>0.99 to 1.21</td><td>1.71 to 3.6</td><td>19 + PWR, EN</td><td>-</td><td>Dense Logic Array; PLL; BRAM</td><td>100</td><td>22</td><td>1050</td><td>~</td><td>-</td></th<>	Develop		AnalogPAK	E SLG47910V	Contact us	0.99 to 1.21	1.71 to 3.6	19 + PWR, EN	-	Dense Logic Array; PLL; BRAM	100	22	1050	~	-
Originary Nink Originary Ori		100000000000		SLG51002C	Contact us	2.8 to 5.0	1.2 to 5.0	6				22			4
Construction Statution Construction Statution Construction Statution			HVPAK	SLG47004V	PDE	2.4 to 5.5		8		2x Op Amp or 1x In-Amp; 2x Rheostat; 2x An Switch; 2-Ch Auto-Trim; EEPROM	3	40	7		1
Deside Provide 7 P		Designer			Contact us	2.3 to 5.5	4.5 to 26.4		352	1x H-/2x Half- Bridge; 2x PWM; CCMP; Int&Diff Amp		*1	5		1
Automate 1 107 107 10 107 10 107 107 10 107 107 107 107 10 107 <td>Demo</td> <td></td> <td>Descention</td> <td></td> <td></td> <td></td> <td>3.0 to 13.2</td> <td></td> <td>(C)</td> <td></td> <td></td> <td>- 51</td> <td></td> <td></td> <td>1</td>	Demo		Descention				3.0 to 13.2		(C)			- 51			1
Automotive			POWERPAK				2		2.20	92 x 8 bit Pattern Generator		-			1
Control Control <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>8</td><td></td><td>(*)</td><td></td><td>2</td><td>•</td><td>8</td><td></td><td></td></t<>							8		(*)		2	•	8		
FrogeRod Schement 23 b 5 5 12 Gode 1 4 6 23 2 Schement Schement 23 b 5 5 12 Gode 1 4 6 23 2			AutomotivePAK				2				2	1	8		
Turkening FoursePool 4 6 2							-		-	2x P-FET (44mΩ, 2A)	4	-	8		
Notation Number of the standard of the		ForgeFPGA	FormeFDGA				-				4		8		
Schwart Stration Schwart <		Workshop	1 orgent en		ALCONG DUCIDE					*	4	10	8		2
Setting Setting <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>4</td><td>2</td><td>8</td><td></td><td>2</td></t<>											4	2	8		2
Details 100 <		Development	SLG51000/1								1	-	8		1
Details Image:		Porcettere		and the second design of the s				17				•	0	19	1
Details Instants: I Enduct axe I Addition notes I Enduct axe I Addition note I Enduct axe I Addit Enduct I Addition note I Endu								17							
Contract case Advancements Contract us} Cont				4											1 P.1
Status Total Status Status<										Details					
Statistics Statistic								(Datasheet Product	page Application notes Resources Get samples Contact us]					^
Detailed 0 service summation															
 Software Similation Software Similation 					ment Ofatform										
- GenerAk (DP Development Band (SLG6VADP) + 2 to DP Prote Band SLG4B2N (SLG6VADP) - Evelopment Band (SLG6VADP) + Tamm Added SLG4B2N (SLG6VADP) - Evelopment Band (SLG6VADP) + Tamm Added SLG4B2N (SLG6VADP) - Evelopment Band (SLG6VADP) + Tamm Added SLG4B2N (SLG6VADP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2N (SLG6VADP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2N (SLG4B2NDP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2N (SLG4B2NDP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2N (SLG4B2NDP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2N (SLG4B2NDP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2NDP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2ND (SLG4PADP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2ND (SLG4PADP) - Evelopment Band (SLG6VADP) + Tamm Added TI (SLG4VADP) - SLG4B2ND (SLG4PADP) - Evelopment Band (SLG4DP) - SLG4D2ND (SLG4PADP) - Evelopment Band (SLG4DP) - SLG4D2ND (SLG4PADP) - Evelopment Band (SLG4DP) - SLG4D2ND (SLG4D2ND) - Evelopment Band SLG4D2ND (SLG4D2ND) - Evelopment Band SLG4D2ND (SLG4D2ND) - Evelopment Band (SLG4DP) - SLG4D2ND (SLG4D2ND) - Evelopment Band SLG4				 Software Simu 	lation										
Createrbox Advanced Development Board (SLADOVXAV) + Tarming Addret # 1 (SLAT-SLADD) SLADDB SLAD							+ 2x DIP Proto Board	SLG46826V (SLG468)	(6V-DIP)						
Detailed •••••••••••••••••••••••••••••				 GreenPAK Adv 	anced Develops	ment Board (SLG4D)	(KADV) + Training Ada	apter #1 (SLG4TA20SI	P-SLG46826), is option	nal + TQFN-20 #4 (SLG4SA20SP-20x30)					
Databases ************************************					Development b	IOSIG (SEGADANAKO) + 10mi-20 #4 (5L0-	+5A205P~20830)							
Detaileds SL64682W/G. The high versate device allows and was used was provide span functions to be designed within a very small, box power single integrated circut. The macrocells in the device include the following: • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice Bal ACMP; • Two lot by Device Greated Purpose Baltice B				Description: The SLG46826V/0	s provides a sma	all, low power comp	ment for commonly u	sed mixed-signal functi	ons. The user creates	their circuit design by programming the multiple time Non-Volatile Memory (NVM) to conf	ioure the inte	rconnect k	oic, the I/O Pins and	the macrocels of	the
Two Low Power General Purpose Balls CA ADMp; "Works and Admong: "Works and Admong (Web): "Works andmong (Web):				SLG46826V/G. This h	ighly versatile de	evice allows a wide v	ariety of mixed-signal i	functions to be design	ed within a very small,	low power single integrated circuit. The macrocells in the device include the following:					
Two Vidage References (Vief):															
"Two Verf Outputs; "Were Construct Matcroeffit: " Were Construct Matcroeffit: " One Selectable DPF/Lots or 29 bit LUT; " One Selectable DPF/Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 29 bit LUT; " One Selectable PPF Lots or 20 bit LUT; " One Selectable				Two Low Pow Two Voltage #	er General Purp	ose Rail-to-Rail ACM	P\$;								
Three Selectable Diffuction of 2-bit LUTs One Selectable Diffuction of 2-bit LUTs One Selectable Propriate Particle Research or 2-bit LUTs One Selectable Propriate Particle Partine Partine Particle Particle Particle Particle Partine Particle Pa				 Two Vr 	ref Outputs;										
One Selectede Programmèle Patterni Generator et 2-bit UT; e. Selectade Programmèle Patterni Generator et 2-bit UT; e. Cons Selectade Programmèle Patterni Generator et 2-bit UT; e. Cons Selectade Programmèle Patterni Generator et 2-bit UT; e. Cons Selectade Programmèle Patterni Generator et 2-bit UT; e. Cons Selectade Programmele Patterni Generator et 2-bit UT; e. Cons Selectade Programmele Patterni Generator et 2-bit UT; e. Cons Selectade Programmele Patterni Generator et 2-bit UT; e. Cons Selectade Programmele Patterni Generator et 2-bit UT; e. Cons Selectade Patterni Constent; e. Cons Selectade Patterni Solicitate Programmele Patterni Generator et 2-bit Despirotement; e. Cons Selectade Patterni Solicitate Programmele Patterni Generator et 2-bit Despirotement; e. Constent Patterni Solicitate Patterni Solicitate Programmele Patterni Generator e. Selectade Patterni Solicitate Patterni Solicitate Programmele Patterni Solicitate Patterni				Eleven Combin Three	ation Function M Selectable DEF/I	Macrocells: Latch or 2-bit LUTs:									
• One Selected Pop Delay or Ropic Counter or 3-bit UT; * egite Net-Indice Maccode & Delay or Ropic Counter or 3-bit UT; * egite Net-Indice Maccode & Delay or Ropic & Delay Origination * One Selected & DElay or Ropic & Delay Origination * One Selected & DElay or Ropic & Delay Origination * Construction * Co				One Se	electable Program	mmable Pattern Ger	erator or 2-bit LUT;								
Gift Multi-Aurotion Macrocelle Service Constraints Service Constr				Six Sele One Se	ectable DFF/Lato	ch or 3-bit LUTs; elay or Ripple Count	er or 3-hit LUT:								
One Selected DFF/Lach or 4-bit UUT + 16-bit Delay/Counter; Selial Communications: - 12.6 Protocol Interface; - 22.6 Protocol Interf				 Eight Multi-Fun 	ction Macrocells	R									
Serial Communications • Contract Interface; • Contract Interface; • Add to a Contract Contract; • Programmed Delards on Contract; • Programmed Delards on Contract; • Add to an Logic Function – 1 Deglich Filer with Edge Detector; • Two Andream (Info: here)				Seven	Selectable DFF/L	Latch or 3-bit LUTs tch or 4-bit LUT + 1	+ 8-bit Delay/Counters 6-bit Delay/Counter:	¢.							
- 2-Vab(125 × 9) [2:Compatible (2-Wre) Seniel EEPRON emutation with Software Write Protection; - Programmed Delay with Edge Detector Output: - Additional Logic Function – 1 Deglich Filer with Edge Detector; - Twon Antonian (Inform)				 Serial Commun 	ications:		o-bic beay/counter,								
Programmable Bebergivents (bottom) Addomal Logic Function – 1 Depthch Filer with Edge Detector; Toxics And Water (Filer)															
These functions (fight)				 Programmable 	Delay with Edge	e Detector Output;		percenter since proce							
New Cose	Datasheets			Additional Logi Three Orcibite	re Function - 1 C	Degiton Hiter with E	age petector;								Ψ.
	User Guides												New	Open	Close



SETTING UP PROJECT INFO

Entering VDD, VDD2 and Temperature Information


- You will get a window with "Project Info" that opens automatically
- Set:
 - VDD to 3.0, 3.3, 3.6
 - VDD2 to 3.0, 3.3, 3.6
 - Temp to -40, 25, 85
- This information will be used when we want to test or simulate the design

Specs Information Operating conditions Min. Typ. Max. VDD (V): 3.00 + 3.30 + 3.60 + 1 VDD2 (V): 3.00 + 3.30 + 3.60 + 1 Temperature (°C): 40 + 25 + 85 + 1 Package options Package: STQFN-20 +	۲ <mark>۰۰۰ ۲۰۱</mark>	0− <mark>61 NIc</mark>		111 18 — 0	°
Operating conditions Min. Typ. Max. VDD (V): 3.00 \Rightarrow 3.30 \Rightarrow 3.60 \Rightarrow $()$ VDD2 (V): 3.00 \Rightarrow 3.30 \Rightarrow 3.60 \Rightarrow $()$ Temperature (°C): 40 \Rightarrow 25 \Rightarrow 85 \Rightarrow $()$ Package options Package: STQFN-20 \checkmark OK Cancel	🛲 Project Info				×
Min. Typ. Max. VDD (V): 3.00 3.30 3.60 1 VDD2 (V): 3.00 3.30 3.60 1 1 Temperature (*C): -40 25 85 1 1 Package options Package: STQFN-20 Image: Cancel	Specs Info	rmation			
VDD (V): 3.00 3.30 3.60 1 VDD2 (V): 3.00 3.30 3.60 1 Temperature (*C): 40 25 85 1 Package options Package: STQFN-20 I OK Cancel	Operating con	ditions			
VDD2 (V): 3.00 3.30 3.60 1 Temperature (°C): 40 25 85 1 Package options Package: STQFN-20 Image: Cancel		Min.	Тур.	Max.	
Temperature (°C): 40 25 0 85 0 Package options Package: STQFN-20 T	VDD (V):	3.00	\$ 3.30	\$ 3.60	¢ 🚺
Package options Package: STQFN-20 OK Cancel	VDD2 (V):	3.00	\$ 3.30	\$ 3.60	¢ 🚺
Package: STQFN-20 *	Temperature	(°C): -40	\$ 25	\$ 85	۵
OK Cancel	Package option	ns			
OK Cancel	Package:		STO	QFN-20	•
OK Cancel					
	0-			ОК	Cancel



DESIGN DEMONSTRATION #1

Usage of AMPs to create three different control levels for an RGB-LED






- Goal to switch LEDs when input voltage is higher than ACMP's threshold
- ACMP has different references applied to IN-
- By increasing the voltage at PIN20, the outputs will go HIGH



DESIGN DEMONSTRATION #1

Usage of AMPs to create three different control levels for an RGB-LED






Design_Demonstration_2_finished.gp

- Power Up the ACMP by connecting POR to PWR UP input
- Change the reference in each ACMP to the given value



DESIGN DEMONSTRATION #1: SIMULATION SETUP

Voltage source setup




- VDD = VDD2 = 5V
- V(Pin 20) = triangle



DESIGN DEMONSTRATION #1: ADDING PROBES FOR TESTING

Add probes




- Add probes where you want to see waveforms
- Parametric probes allow you to see counter states (can right-click on probe symbol to add)



DESIGN DEMONSTRATION #1: SPICE SIMULATION


ACMPs and Spice Simulation



 Read out values with Markers



SCHEMATIC AND MAPPING FOR TRAINING BOARD




SW4	1		Blue	PIN12
	2	LED1	Green	PIN10
	3		Red	PIN7
	4		Blue	PIN6
	5	LED2	Green	PIN5
	6		Red	PIN4
	1		Blue	PIN19
SW3	2	LED3	Green	PIN18
	3		Red	PIN17
	4		Blue	PIN16
	5	LED4	Green	PIN15
	6		Red	PIN13



DESIGN DEMONSTRATION #1 WITH REAL HARDWARE

Simulation Results with Markers



Simulation results

- VIN > 256 mV
- V (PIN 6) = 5 V
- V (PIN 5) = 0 V
- V (PIN 4) = 0 V
- Green LED ON
 @Training Board
- TP6 LED is ON



DESIGN DEMONSTRATION #1 WITH REAL HARDWARE

Simulation Results with Markers




Simulation results

- VIN > 512 mV
- V (PIN 6) = 5 V
- V (PIN 5) = 5 V
- V (PIN 4) = 0 V
- Red LED ON @ Training Board
- TP6 LED is ON
- TP5 LED is ON



DESIGN DEMONSTRATION #1 WITH REAL HARDWARE

Simulation Results with Markers




Simulation results

- VIN > 768 mV
- V (PIN 6) = 5 V
- V (PIN 5) = 5 V
- V (PIN 4) = 5 V
- No LED ON @ Training Board
- TP6 LED is ON
- TP5 LED is ON
- TP4 LED is ON



DESIGN DEMONSTRATION #2 WITH REAL HARDWARE

Linking the PINs to other LEDs (Emulation Mode)



PIN 19 = LED 3 Blue OFF PIN7 = LED2 Green OFF PIN5 = LED1 Red OFF

- TP7 LED is ON
- TP5 LED is ON

Input PIN 20 is variable (POTI)



GREENPAK MACRO CELLS (EXAMPLES)






EXAMPLE: ANALOGPAK: SLG47004: BLOCK DIAGRAM

VDDA	AGND OpAmp	- OpAmp1+ OpAmp1_OUT ACMP1_L+ GPIO AS_1_B GPIO Trim_ACMP- I ² C_Adr3
OpAmp0++	10-bit Digital RheostatHD Buffer10-bit Digital RheostatAuto Trim Logic	Multiple Time Programmable Memory Combination Function Macrocells GPIO 2-bit LUT2_0 or DFF0 2-bit LUT2_1 or DFF1 2-bit LUT2_2 or DFF2 Cobit LUT2_3 or DFF2 Chit LUT2_3 or DFF3 Chit LUT2_3 or DFF3 Chit LUT2_3 or DFF3 Chit LUT2_3 or DF53 Chit LUT2_3 Chit LUT2_
OpAmp0-	Analog Switch 0 / Current Sink Analog Switch 1 / Voltage Source OpAmp0	Emulation 3-bit 3-bit 3-bit 3-bit LUT3_0 or DFF3 or DFF4 or DFF5 or DFF6 In-System Programming 3-bit LUT3_4 LUT3_5 cr DFF3 or DFF3 or DFF4 luT3_6 or DFF3
OpAmp0_OUT ACMP0_L+	OpAmp1	I2C Serial Communication 4-bit LUT4_0 or DFF18 3-bit LUT3_7 or Ripple Counter or Pipe Delay GPIO ACMP0_L+ AS_0_A Ext_Osc_2 I ² C_Adr0
RH0_A	ACMP0_L ACMP1_L	3-bit LUT3_8 or 8- bit CNT/DLY1 or DFF10 3-bit LUT3_9 or 8- bit CNT/DLY2 or DFF11 3-bit LUT3_10 or 8-bit CNT/DLY3 or DFF12 3-bit LUT3_11 or 8-bit CNT/DLY4 or DFF13 3-bit LUT3_11 or 8-bit CNT/DLY4 or DFF13 GPIO
RH0_B	Chopper ACMP Low Power Vref Temperature Sensor	or DFF14 or DFF15 or DFF17 Oscillators Deglitch Filter Programmable 2.048 kHz 2.048 MHz 25 MHz Detector Detector
RH1_A	RH1_B I ² C S(L I ² C SDA GPIO, ACMPO_L- ACMP1_L- Temp_Sens_Out Ext_Osc_0 GPIO AS_1_A GND




EXAMPLE: HVPAK:SLG47105 BLOCK DIAGRAM





DIGITAL MACROCELLS

- Common Digital Macro cells
 Look-Up Tables (LUTs)
 D Flip-Flop (DFF) / Latch
 Counter / Delay (CNT/DLY)
- Communication
 I²C (many devices)
 SPI (select devices)
- Less Common
 Pattern Generator (PGEN)
 Pipe Delay
 Programmable delay (PDLY)
 Filter / Edge Detector







I/Os

Most I/Os in GreenPAK devices are very flexible

- Various output modes [Push-pull (1x or 2x), Opendrain (1x or 2x) or Analog-Output]
- Various input modes [Digital-In, Digital-In with Schmitt trigger, Low Voltage Digital-In and Analog-In]
- Some I/Os support Output Enable
- Some I/Os support level shifting




Typical I/O Structure





LEVEL SHIFTING


- GreenPAK devices with VDD2 have some I/O pins tied to VDD2
 - You can see this by the color of the Pin icon
- This makes level shifting applications very easy to implement
- Some of the devices have VDD2








- Most GreenPAK devices have at least two oscillators
- Newest devices have three oscillators, i.e., SLG46824/826 have three oscillators
 - 2KHz low speed, low power oscillator
 - 2MHz medium speed
 - 25MHz high speed
- Auto-power on option allows you to turn off the oscillator when the clock is not needed
 - Great way to save power
- Oscillator outputs have several pre-dividers to allow you flexibility in clocking





INTERCONNECTIONS

- Interconnection is easy
- System will guide you on which connections you can make
- When you click on any connection point, the system:
 - Highlights all available connections in green
 - Gives you a "rubber band" connection that you can stretch to any of these green connection
 - This results in a green wire to show you interconnections you have made





COUNTER DELAY (CNT/DLY) BLOCKS


- CNT/DLY macrocells allow diverse customization of timing sequences
- Configuration modes to match unique behavior
 - Delays

Reset Counter


- One-shot
- Frequency Detect

- Edge Detect
- Delayed Edge Detect

Delay Mode (Both Edges)



Reset Counter Mode (High-level Reset)



ACMPs

- ACMPs offer easy and integrated way to include analog input functions in your GreenPAK design
 - ACMPs in GreenPAK optimized high integration including selectable internal voltage references
 - Power Up (PWR UP) signal input allows for powers savings by turning off the ACMPs

IN+ IN- CI	A MP3L O OUT
	PWR UP

Properties	2			
A	CMP3L			
100uA pullup on input:	None			
Hysteresis:	Disable •			
IN+ gain:	Disable 💌			
Cor	nections			
IN+ source:	PIN 17 (IO11)			
IN- source:	32 mV -			
Info	ormation			
Typical ACMP thresh	olds			
V_IH (mV)	V_IL (mV)			
32	32			
Power	ctrl. settings			
0 5	5 Apply			


- 100µA pullup on input
- Hysteresis
- Gain
- In+ Source
- In- Source
- Internal voltage reference goes from 32mV to 2016mv
 - Step size is 32 mV
- External voltage reference is also an option



ASYNCHRONOUS STATE MACHINE

Some Greenpaks features an ASM (asynchronous state machine) block (e.g. SLG46537)

The ASM is convenient way to create power sequencer function.



RENESAS

© 5024 Renesas Electronics Corporation. All rights reserved.

Rotate Left

Open


Save

File

New

Edit

ASYNCHRONOUS STATE MACHINE: DESIGN VIEW



Define your states with Look up tables and in a flow chart



DESIGN SECURITY






DESIGN SECURITY

- Greenpaks allows a portion or the entire Register and NVM to be inhibited from being read or written/erased
- Customer specific designs can be "hidden" inside a Greenpak,
- Iooks like a "Black Box" from outside
- It's up to the customer's choice how much he would like to "hide" of his specific design
- Impedes "Reverse Engineering" of your design
- Can be easily done in "Project Settings" in the Go Configure Software Hub
 Table 65: Read/Write Register Protection Options

Configurations	Protection Modes Configuration										
Configurations	Unlock	Partly Lock Read	Partly Lock Write	Partly Lock Read/ Write	Partly Lock Read & Lock Write	Lock Read & Partly Lock Write	Lock Read	Lock Write	Lock Read/ Write	Test Mode	Register Address
RPR[1:0]	00	01	00	01	01	10	10	00	10		
RPR[3:2]	00	00	01	01	10	01	00	10	10		



GREENPAK – I2C BLOCK PRESENT

Memory


Macrocell

Matrix Connection

Communications Port

Power Up Sequence


- 1. Apply VDD.
- 2. Internal POR goes active.
- 3. NVM copies to SRAM.
- 4. SRAM configures macrocells and matrix connections.
- 5. I2C can access SRAM to write changes. Changes are lost on POR or VDD cycle.





Internal/Hardwired Connection

DESIGN SECURITY: CUSTOM PART NUMBER: BASE PART VS CUSTOMER PART



- Base device IC datasheet on left
 - Base datasheets have default device information
- Customer specific part number & custom datasheet right
 - Customer specific part number is unique to GreenPAK IC design
- Customizable datasheet
 - Tailored to customer request (i.e. remove or add specific data such as tables or figures)
- Purchasable only by customer
 - Only customer who owns design can purchase part
 - Need approval from customer to sell to non-customer entity (CM, 3rd parties, etc.)

RENESAS

GREENPAK RESOURCES





PRODUCT SELECTION TABLE

Product Selection Table

✓ Hide Filters	🖸 Reset 🚺 Full Screen	Export	Tips
Part Number	Special Features	GPIOs (#)	Non 🔶
Part Count: 7 ✓ (46) Featured Products ☐ (0) Additional Products	 1x H-/2x Half- Bridge, 2x PWM, CCMP, Int&Diff Amp, Pattern Generator 2x H-/4x Half- Bridge, 2x PWM, 2x CCMP, Int&Diff Amp, Pattern Generator 2x Op Amp or 1x In-Amp, 2x Rheostat, 2x An Switch, 2-Ch Auto-Trim, EEPROM, Pattern Generator 2x P-FET (44Ω, 2A) 	≤ 28	
Automotive		≥ 0	OR
SLG46538-A ▲ ● Automotive GreenPAK [™] Programmable	ASM (8 states), Pattern Generator	17	
SLG46620-A Automotive GreenPAK Programmable M	3x PWM, ADC (8-bit, SAR), 2x DAC, Pattern Generator	18	
SLG46625-A 📑 🥶 Automotive GreenPAK Programmable M	3x PWM, ADC (8-bit, SAR), 2x DAC, Pattern Generator	18	
SLG46827-A ▲ Automotive GreenPAK [™] Programmable	Pattern Generator	17	

<u>GreenPAK™ Programmable Mixed-signal Products</u> <u>Renesas</u>




GREENPAK COOKBOOK

- Our Cookbook has OVER 90 applications & techniques references for design with GreenPAK
- The design files are downloadable
- Greenpak Cookbook
- Good Approach to start your design
- Search for the application and extent your design with the building blocks needed






GREENPAK COOKBOOK AND APPLICATION NOTES



1. Configure an I/O as an input for each input signal.

- Add LUT logic to create a HIGH signal when any of the lines are active. The logic is dependent on whether each signal is active-high or active-low.
- Configure a CNT/DLY block to "One shot" mode, with Edge select configured to "Rising." Set the Counter data to create the desired length of pulse. For an active-low pulse change the Output polarity to "Inverted (nOUT)."
- 4. Connect the CNT/DLY block's output to an output pin.




Both can be used together to create

- New features
- New applications



EXAMPLES FOR APPLICATION NOTES



RENESAS

HVPAK APPLICATION NOTES

Smart Home

- AN-CM-296 Smart Lock Motor Driver with Voltage Regulation
- <u>AN-CM-298</u> Smart Lock Motor Driver with Battery Discharge Compensation
- AN-CM-301 LED Lamp Driver
- <u>AN-CM-316 Automatic Air Freshener</u>
- <u>AN-CM-332 Smart PWM Fan Driver</u>
- <u>AN-CM-339 Ultrasonic Humidifier</u>
- AN-CM-340 Brightness-Controlled Lamp with Motion Sensor
- AN-CM-344 Remote TX and RX Control System for Toys
- AN-CM-345 Ultrasonic Dog Chaser with Repelling Strobe Light
- AN-CM-353 Induction Heater with Variable Power Output
- AN-CM-359 Portable Washing Machine

Power

- AN-CM-321 Class D Power Amplifier Using HV PAK
- AN-CM-322 Universal Class D (UcD) Power Amplifier
- <u>AN-CM-337 Monolithic Battery Charger</u>

Industrial/Consumer

- <u>AN-CM-295 Stepper Motor Driver</u>
- AN-CM-315 High Voltage Zero-Crossing Relay Driver
- AN-CM-323 Simultaneous Dual Motor Control
- <u>AN-CM-330 Ultrasonic Qualitative Distance Estimation Sensor</u>
- <u>AN-CM-342 Power Saving</u> Solenoid Driver



DESIGN RESOURCES - USEFUL LINKS



<u>Go Configure™ Software</u>

Schematic capture-like tool allowing design, configuration, and programming



GreenPAK Cookbook

Outlines different techniques and provides completed applications for reference



Application Notes

Resource of hundreds of design ideas

Collection of application specific collateral documenting design process for various solutions using GreenPAK



GreenPAK Forum

is part of the Renesas Engineering Community Online community for questions and support on GreenPAK



GreenPAK Partners

Certified experienced GreenPAK third-party design partners



FAQs

Knowledge base addressing common questions

DESIGN RESOURCES - USEFUL LINKS



Renesas Academy

You will find there GreenPAK Courses and Go Configure[™] Software Hub Courses

Non – Renesas Web sites



Hackster.io Greenpak Projects

On Hackster IO Webside you will find 76 Greenpak projects



Hackaday IO

On Hackaday IO Webside you will find 79 Greenpak projects



Greenpak Blog



DESIGNING WITH GREENPAK





HOW TO GET STARTED

Create a design on your own



Download our free Go Configure Software Hub



Download our GreenPAK Cookbook



Watch our training videos to get familiar with GreenPAK design



Search our database for hundreds of example design files and app notes



Program parts in minutes using the GreenPAK development board



Send us your design files for higher volume sampling

Let us do the work, if you got stucked



Send your Disti FAE /Renesas FAE your IC requirements or system schematics and we will design a custom IC to suit your needs.



KENESAS





WHY IS GREENPAK POPULAR?





WHERE CAN GREENPAK BE USED?

Many functions in many applications in many markets! Its universal...

Functions

- Finite State Machine
- Timing Delays
- Counters
- Pulse Width Modulator
- Comparators
- Voltage Monitor
- Voltage Reference
- ADC
- Glue Logic
- Level Translation

Applications

- Supervisory Circuits
- System Reset
- LED Control
- Motor & Fan Control
- Power Sequencing
- Voltage Detection
- Frequency Detection
- Sensor Interface
- Port Detection
- Temperature Control
- Coulomb Counter


Markets

- Handheld Devices
- IoT / Wearable Electronics
- Computing & Storage
- Consumer Electronics
- Smart Home
- Networking & Communications
- Medical
- Industrial



WHAT DOES GREENPAK REPLACE?

GreenPAK can replace simple discrete logic , analog comparators, low end 8-bit ADC's, etc. It can be used to implement non-standard variations of reset IC's and other ASSP's without tooling or NRE. This can support new variations of applications for customers who run into design issues.





WHAT ARE THE GREENPAK BENEFITS?



Integrate and Differentiate

Implement new features and functionality in one device as small as 1.0 mm x 1.2 mm



Shrink PCB Footprint

Fewer components and less routing complexity



Reduce Power Consumption

Extend battery life by powering fewer discrete devices and dynamically managing power within the GreenPAK



Adapt Design as Needed

Adapt to changing requirements quickly and spin new prototypes in minutes



Faster Time to Market

Development tools exploit the power of silicon without NRE charges and long lead times



Secure


Circuit implementation is not visible to competition




GREENPAK SOLUTION PLATFORM

<image>

Prototype in HOURS



Production in DAYS



The Choice is Yours	 Customers create solutions & program samples Renesas provides un-programmed GreenPAK ICs Customer retains design control
green)pak	 Renesas creates designs and provides samples Customers communicate design requirements Design feedback and datasheet within 72 hours (typical) Custom part numbers assigned Delivery of programmed samples and tested production units







BACK UP SLIDES





PRODUCTION GREENPAK FEATURE SETS

	SLG46108	SLG46127	SLG46116/7	SLG46110	SLG46120	SLG46140	SLG46169	SLG46170
# of GPIOs	6	6	7	8	10	12	12	12
Operating Voltage (V)	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0
Dual Supply (VDD2 1.8 V to VDD)	-	-	-	-	SLG46121 ⁺	-	-	-
8-bit SAR ADC	-	-	-	-	-	1	-	-
Analog/Digital Comparators	-	2/0	2/0	2/0	2/0	2/3	2/0	-
Look Up Tables (LUTs)	4	4 Total	4 Total	4 Total	5 Total	8 Total	9 Total	15 Total
2-bit LUT	2	2	2	2	1	4	2	5
3-bit LUT	2	2	2	2	4	4	7	9
4-bit LUT	-	-	-	-	-	-	-	1
Combination Function Macro-cells	6 Total	6 Total	6 Total	6 Total	11 Total	8 Total	9 Total	2 Total
Selectable LUT/DFF/Latch	4	4	4	4	8	4	6	1
Selectable LUT/Pipe Delay	1	1	1	1	1	1	1	1
Selectable LUT/CNT/DLY	1	1	1	1	2	2	2	-
Selectable LUT/Pattern Gen	-	-	-	-	-	1	-	-
PWMs	-	-	-	-	-	3	-	-
Counters/Delays	3	3	3	3	2	2	5	8
DFF / Latch	-	-	-	-	-	2	-	6
Pipe Delay	-	8-stage	8-stage	8-stage	8-stage	16-stage	16-stage	16-stage
Programmable Delay	1	1	1	1	1	1	1	1
Internal Oscillator (Hz)	25k/2M	25k/2M	25k/2M	25k/2M	25k/2M	1.7k/25k/ 2M/27M	25k/2M	25k/2M
Load Switch	-	2 x 2 A P-FET	1.25 A P-FET	-	-	-	-	-
Asynchronous State Machine	-	-	-	-	-	-	-	-
Communication Interface	-	-	-	-	-	SPI	-	-
TQFN Part Number	SLG46108V	-	SLG46116V SLG46117V	SLG46110V	SLG46120V SLG46121V	SLG46140V	SLG46169V	SLG46170V
TQFN Package Size (mm)	1.0 x 1.2	-	1.6 x 2.5	1.6 x 1.6	1.6 x 1.6	1.6 x 2.0	2.0 x 2.2	2.0 x 2.2
MSTQFN Part Number	-	SLG46125M SLG46127M	-	-	-	-	-	-
MSTQFN Package Size (mm)	-	1.6 x 2.0	-	-	-	-	-	-



PRODUCTION GREENPAK FEATURE SETS

	SLG46534	SLG46536	SLG46517	SLG46533	SLG46537	SLG46620	SLG46721	SLG46722
# of GPIOs	12	12	16	18	18	18	18	18
Operating Voltage (V)	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0	1.8 to 5.0
Dual Supply (VDD2 1.8 V to VDD)	SLG46535 ⁺	-	-	-	SLG46538 1	SLG46621 ⁺	-	-
8-bit SAR ADC	-	-	-	-	-	1	-	-
Analog/Digital Comparators	3/0	3/0	4/0	4/0	4/0	6/3	4/0	-
Look Up Tables (LUTs)	-	-	-	-	-	25 Total	9 Total	15 Total
2-bit LUT	-	-	-	-	-	8	2	5
3-bit LUT	-	-	-	-	-	16	7	9
4-bit LUT	-	1	-	1	-	1	-	1
Combination Function Macro-cells	17 Total	24 Total	17 Total	24 Total	17 Total	1 Total	9 Total	2 Total
Selectable LUT/DFF/Latch	8	15	8	15	8	-	6	1
Selectable LUT/Pipe Delay	1	1	1	1	1	-	1	1
Selectable LUT/CNT/DLY	7	7	7	7	7	-	2	-
Selectable LUT/Pattern Gen	1	1	1	1	1	1	-	-
PWMs	-	-	-	-	-	3	-	-
Counters/Delays	-	-	-	-	-	10	5	8
DFF / Latch	-	-	-	-	-	12	-	6
Pipe Delay	16-stage	16-stage	16-stage	16-stage	16-stage	2 x 16-stage	16-stage	16-stage
Programmable Delay	1	1	1	1	1	2	1	1
Internal Oscillator (Hz)	25k/2M/25M	25k/2M/25M	25k/2M/25M	25k/2M/25M	25k/2M/25M	1.7k/25k/ 2M/27M	25k/2M	25k/2M
Load Switch	-	-	2 x 2 A P-FET	-	-	-	-	-
Asynchronous State Machine	8-state	-	8-state	-	8-state	-	-	-
Communication Interface	I ² C	I ² C	I ² C	I ² C	I ² C	SPI	-	-
TQFN Part Number	SLG46534V SLG46535V	SLG46536V	-	SLG46533V	SLG46537V SLG46538V	SLG46620V SLG46621V	SLG46721V	SLG46722V
TQFN Package Size (mm)	2.0 x 2.2	2.0 x 2.2	-	2.0 x 3.0	2.0 x 3.0	2.0 x 3.0	2.0 x 3.0	2.0 x 3.0
MSTQFN Part Number	-	-	SLG46515M SLG46517M	SLG46533M	SLG46537M SLG46538M	-	-	-
MSTQFN Package Size (mm)	-	-	2.0 x 3.0	2.0 x 2.2	2.0 x 2.2	-	-	-




PARAMETRIC TABLE EXAMPLE

In-System Programmable

	SLG47105	SLG47115	SLG46824/SLG46826	SLG47004V	SLG47512/SLG47513
# of Pins / # of GPIOs	20/8 + 4 x HD	20/8 + 2 x HD	20/17	24/8	SLG47512 – 12/10 SLG47513 – 16/14
Operating Voltage, VDD (V)	2.3 to 5.5	2.3 to 5.5	2.3 to 5.5	2.3 to 5.5	1.0 to 1.65
Dual Supply, VDD2 (V)	3.0 to 13.2	4.5 to 26.4	1.71 to VDD	-	-
Dual Supply Version	-	-	-	-	-
Analog/Digital Comparators	4/0	3/0	4(2)/0	3(2)/0	2/0
Voltage Reference	Trimmed	Trimmed	Trimmed	Trimmed	Trimmed
Combo Function Macro-cells	12 Total	12 Total	11 Total	13 Total	15 Total
Multi-Function Macro-cells	5 Total	5 Total	8 Total	7 Total	8 Total
PWMs	2	2	-	-	-
Special Features	-	-	SLG46826: 2-kbit I ² C compatible serial EEPROM emulation	2 Op Amps, 2 Rheostats, 2 analog switches, EEPROM	-
Counters/Delays	5	5	-	-	-
DFF / Latch	15	15	-	-	-
3-Output Pipe Delay	16-stage	16-stage	16-stage	16-stage/0	-/14
Programmable Delay	Yes	Yes	Yes	Yes	Yes
Internal Oscillator (Hz)	2k/25M	2k/25M	q2k/2M/25M	2k/2M/25M	2k/25M
Power Switch	-	-	-	-	-
LDO	-	-	-	-	-
DC/DC	-	-	-	-	-
Asynchronous State Machine	-	-	-	-	-
Temp Sensor	Yes	Yes	Yes (SLG46826)	Yes	Yes
Crystal Oscillator Cell	-	-	-	-	-
Communication Interface	l ² C	l ² C	l ² C	I ² C	l ² C
Package Size (mm)	2.0 x 3.0	2.0 x 3.0	2.0 x 3.0	3.0 x 3.0	1.6 x 1.6
Package Type	STQFN	STQFN	STQFN & TSSOP	STQFN	STQFN
© 2024 Renesas Electronics Corporation. All rights reserved.		Page 79		í	RENESAS

BACK UP SLIDES GREENPAK POWER UP SEQUENCE






GREENPAK – NO I2C BLOCK PRESENT

Power Up Sequence

- 1. Apply VDD.
- 2. Internal POR goes active.
- 3. NVM copies to SRAM.
- 4. SRAM configures macrocells and matrix connections.







GREENPAK – I2C BLOCK PRESENT

Memory


Macrocell

Matrix Connection

Communications Port

Power Up Sequence

- 1. Apply VDD.
- 2. Internal POR goes active.
- 3. NVM copies to SRAM.
- 4. SRAM configures macrocells and matrix connections.
- 5. I2C can access SRAM to write changes. Changes are lost on POR or VDD cycle.






Internal/Hardwired Connection

GREENPAK – I2C BLOCK PRESENT AND IN SYSTEM PROGRAMMABLE

Power Up Sequence

- 1. Apply VDD.
- 2. Internal POR goes active.
- 3. MTP NVM copies to SRAM.
- 4. SRAM configures macrocells and matrix connections.
- 5. I2C can access MTP NVM to write changes.
- 6. I2C can access MTP EEPROM which is independent of other chip blocks.





Memory

Macrocell Matrix Connection

Communications Port

Internal/Hardwired Connection

BACK UP SLIDES AUTOMOTIVE GREENPAK





GREENPAK[™] PROGRAMMABLE MIXED-SIGNAL ASIC - SLG46XXX-A, SLG47XXX-A

Value Proposition & Features

- Automotive grade, AEC-Q100 compliant (Grade 2 available now, Grade 1 on the roadmap)
- Cost effective NVM programmable IC containing digital and analog
- Fewer parts = lower FIT, **less qualification** & **less sourcing** issues

Solution Example

Infotainment/Cluster, xEV, MCS, ...






Power sequence, Voltage/Current/Temp detector, PWM, I/O expander, Button debounce/Glitch filter, Sensor AFE Watchdog, Reset control, Level shift/Buffer, Glue logic

Benefit

- Automotive grade, AEC-Q100 compliant
- Combine multiple discrete ICs into one small package
- Small-scale custom IC without NRE, 18 weeks for MP
- GUI design tool available



RENESAS



Production

Sampling

RENESAS

ROADMAP FOR GREENPAK AEC-Q100 QUALIFICATION

GREENPAK AUTOMOTIVE PARTS

	SLG46620-A	SLG46827-A	SLG46855-A	SLG46625-A
Status	Production	Production	Production	Sampling
# of GPIOs	20/18	20/17	14/12	20/18
Operating Voltage (V)	1.71 to 3.6	2.3 to 5.5	2.3 to 5.5	1.71 to 5.0
Dual Supply		1.71 to Vdd	-	-
In-System Debug	No	Yes	No	No
8-bit SAR ADC	1	-	-	1
Analog/Digital Comparators	6/3	4/0	4/0	6/3
Look Up Tables (LUTs)	25	0	0	25
Combinational Function Macro-cells	1 Total	11 Total	15 Total	1 Total
Multifunction Macrocells	0	8	8	0
PWMs	3	-	-	3
Counter/Delays	10	-	-	10
DFF/Latch	12	-	-	12
Pipe Delay	2 x 16-stage	16-stage	16-stage	2 x 16-stage
Programmable Delay	2	1	1	2
Internal Oscillator (Hz)	1.7 k/25 k/2 M/27 M	2 k/2 M/25 M	2 k/2 M/25 M	1.7 k/25 k/2 M/27 M
Load Switch	-	-	-	-
LDO	-	-	-	-
Asynchronous State Machine	-	-	-	-
Communication Interface	SPI	l ² C	l ² C	SPI
Package	6.4 mm x 6.5 mm TSSOP-20	6.4 mm x 6.5 mm TSSOP-20	3.0 mm x 3.0 mm FCQFN -14	3.5 mm x 3.5 mm TQFN-20
Package Pitch	0.65	0.65	0.65	0.5
Temperature Grade	2	2	2	1
2024 Renesas Electronics Corporation. All rights reserved.		Page 87		• (ENES

GREENPAK AUTOMOTIVE PARTS

	SLG46857-A	SLG46880-A	SLG46538-A	SLG47004-A
Status	Sampling	Sampling	Sampling	Sampling
# of GPIOs	14/12	32/28	20/17	24/20
Operating Voltage (V)	2.3 to 5.5	2.3 to 5.5	1.71 to 5.5	2.4 to 5.5
Dual Supply	-	2.3 to VDD	1.71 to 5.5	-
In-System Debug	No	No	No	Yes
8-bit SAR ADC	-	-	-	-
Analog/Digital Comparators	4/0	5/0	4/0	3/0
Look Up Tables (LUTs)	0	-	-	0
Combinational Function Macro-cells	15 Total	12 Total	17 Total	13 Total
Multifunction Macrocells	8	0	0	7
PWMs	-	-	-	-
Counter/Delays	-	-	-	-
DFF/Latch	-	-	-	-
Pipe Delay	16-stage	16-stage	16-stage	16-stage
Programmable Delay	1	1	1	1
Internal Oscillator (Hz)	2 k/2 M/25 M	2 k/2 M/25 M	25 k/2 M/25 M	2 k/2 M/25 M
Load Switch	-	-	-	-
LDO	-	-	-	-
Asynchronous State Machine	-	12-state	8-state	-
Communication Interface	l ² C	l ² C	l ² C	l ² C
Package	3.0 mm x 3.0 mm FCQFN -14	5.0 mm x 5.0 mm TQFN - 32	3.5 mm x 3.5 mm TQFN-20	4.0 mm x 4.0 mm TSSOP-24
Package Pitch	0.65	0.5	0.5	0.5
Temperature Grade	1	1	1	1
© 2024 Renesas Electronics Corporation. All rights reserved.		Page 88		KENESAS

RENESAS MANUFACTURING ADVANTAGES

Device Level Features

- Ambient Operating Temperature Range: -40 °C to 105 °C (grade 2) or -40 °C to 125 °C (grade 1)
- Moisture Sensitivity Level: 1 (Unlimited)
- ESD Protection: 2 kV HBM, 500+ V CDM
- Quality Management: ISO9001:2010 certified, AEC-Q100 qualified
- Failure Rate: < 10 DPPM
- Long Product Lifecycles: Driven by customer requirements
- Environmental: All subcons ISO14001, RoHS Compliant, Halogen-Free

Design Benefits

- Higher Reliability
- Design Security
- Tested Solution



RENESAS

DESIGN PORTION OF DEMO

USING GREENPAK DESIGNER (PART OF GO CONFIGURE SOFTWARE HUB) CREATING A SIMPLE RESET CIRCUIT





STARTING THE PROCESS

Launch GreenPAK Designer

- After you have installed <u>GoConfigure Software Hub</u>, open up the program
 - Click the Windows button in the bottom left corner of your screen
 - Scroll to the GoConfigure Software Hub icon and click once to open it
 - Click the GoConfigure Software Hub
- The first time you launch GoConfigure Software Hub, you will land on the Welcome page. Click the "Develop" page next.
- This will give you a window that shows the selection of GreenPAK parts available
- Single click the SLG46826V to highlight it
- Double click on SLG46826V to launch the designer for this silicon



	Software Tool	Part Family	CI CI	C 4 C 0 2	CNI									
Welcome	All	Al	SLO	346820	bV							FR	ef	
		GreenPAK	Part Number	DS	VDD (V)	VDD2 (V)	GPIO	AEC-Q100	Special Features	ACMP	DCMP	Max. CNT/DLY	Max. LUT	Max. DFF
			SLG51000C	Contact us	2.8 to 5.0		6				-	-	12	
		AnalogPAK	SLG51001C	Contact us	2.8 to 5.0		4				20		12	
		AnalogPAR	E SLG47910V	Contact us	0.99 to 1.21	1.71 to 3.6	19 + PWR, EN	-	Dense Logic Array; PLL; BRAM	-	-			
			SLG51002C	Contact us	2.8 to 5.0	1.2 to 5.0	6				20		8	
	GreenPAK Designer	HVPAK	SLG47004V	PDE	2.4 to 5.5		8		2x Op Amp or 1x In-Amp; 2x Rheostat; 2x An Switch; 2-Ch Auto-Trim; EEPROM	3		7	20	1
			5LG47115V	Contact us	2.3 to 5.5	4.5 to 26.4	8 + 2x HD		1x H-/2x Half- Bridge; 2x PWM; CCMP; Int&Diff Amp	2	*	5	17	1
Demo		PowerPAK	EM SLG47105V	PDF	2.3 to 5.5	3.0 to 13.2	8 + 4x HD	-	2x H-/4x Half- Bridge; 2x PWM; 2x CCMP; Int&Diff Amp	2		5	17	1
			SLG46811V	PDE	2.3 to 5.5	-	10	-	92 x 8 bit Pattern Generator	1 (4)	-	6	18	1
			SLG47513M	PDE	1.0 to 1.65		14			2	*	8	23	2
		AutomotivePAK		PDE	1.0 to 1.65		10		and the second	2	1	8	23	2
			SLG46867M	EDE	2.3 to 5.5		10		2x P-FET (44mΩ, 2A)	4	-	8	23	2
	ForgeFPGA	ForgeFPGA	SLG46857-AP	Contact us	2.3 to 5.5	-	12	Grade 1		4		8	23	2
	Workshop	reigenten	SLG46855-AP	Contact us	2.3 to 5.5		12	Grade 2	*	4	10	8	23	2
	SLG51000/1		SLG46855V	PDF	2.3 to 5.5		12			4	2	8	23	2
	Development Software	SLG51000/1	SLG46827-AG	PDE	2.3 to 5.5	1.71 to VDD	17	Grade 2	-	4		8	19	1
	Sortware		SLG46826G	PDE	2.3 to 5.5	1.71 to VDD	17			4	-	8	19	1
			SL646826V	EDE	2.3 10 5 5	1.71 to VDD	17	1993	1				10	
									Details					
	J		GreenPAK Adv GreenPAK Adv GreenPAK Pro Description: The SLG46826V/G. This hi Two High Spee Two Low Pow Two Voltage R	lation al Debugger (SLI Development Br anced Development Br Development Br F provides a smal ghly versatile de ed General Purpor ef General Purpor teferences (Vref ef Outputs; ation Function N	G4DVKGSD) oard (SLG4DVKDIP) tent Board (SLG4DVKPRO) board (SLG4DVKPRO) II, low power compo vice allows a vide v ose Rail-to-Rail ACMF ose Rail-to-Rail ACMF):	IXADV) + Training Ada + TQFN-20 #4 (SLG4 unent for commonly us ariety of mixed-signal f ls; ls;	iSA205P-20x30) ied mixed-signal functio	-SLG46826), is option	al + TQRI-20 #4 (\$6.645A205P-30:00) ther crout design by programming the multiple time Non-Volatile Memory (NVM) to con low power single integrated circule. The macrocells in the device include the following:	figure the int	erconnect k	gic, the I/O Pins and	the macrocels of	the
			One Se Six Sele One Se Eight Multi-Fun Seven 1 One Se Serial Commun 12/2C Pro 2-Kbit (256 × 1 Programmable	lectable Program ctable DFF/Latcl lectable PFF/Latcl lectable PFF/Latcl lectable DFF/Latcl lectable D	nmable Pattern Gen h or 3-bit LUTs; lay or Ripple Counts atch or 3-bit LUTs - sch or 4-bit LUT + 1 le (2-Wire) Serial EE p Detector Output;	er or 3-bit LUT; = 8-bit Delay/Counters 6-bit Delay/Counter; PROM emulation with	: Software Write Protec	tion;						
atasheets er Guides			One Se Six Sele One Se Eight Multi-Fun Seven 1 One Se Serial Commun 12/2C Pro 2-Kbit (256 × 1 Programmable	lectable Program ctable DFF/Latcl lectable Pipe De ction Macrocells: Selectable DFF/Lat ications: tocol Interface; 8) I2C-Compatible Delay with Edge c Function – 1 D	nmable Pattern Gen h or 3-bit LUTs; lay or Ripple Counte atch or 3-bit LUTs - sch or 4-bit LUT + 1 le (2-Wire) Senal EE	er or 3-bit LUT; = 8-bit Delay/Counters 6-bit Delay/Counter; PROM emulation with		tion;						

SETTING UP PROJECT INFO

Entering VDD, VDD2 and Temperature Information

- You will get a window with "Project Info" that opens automatically
- Set:
 - VDD to 3.0, 3.3, 3.6
 - VDD2 to 3.0, 3.3, 3.6
 - Temp to -40, 25, 85
- This information will be used when we want to test or simulate the design

Project Info X Specs Information Operating conditions VDD (V): 3.00 VDD (V): 3.00 3.00 3.60 VDD (V): 3.00 VDD (V): 3.00 Y 3.60 VDD (V): 3.00 Y 3.60 VDD (V): 3.00 Y 3.60 Y Y <th>← ←</th> <th>°−<mark>61 Ni</mark>d</th> <th></th> <th>o<mark>rn 18</mark> —o</th> <th></th> <th></th>	← ←	°− <mark>61 Ni</mark> d		o <mark>rn 18</mark> —o		
Operating conditions Min. VDD (V): 3.00 3.30 3.60 VDD2 (V): 3.00 3.30 3.60 Image: STQFN-20	🛲 Project Info					×
Min. Typ. Max. VDD (V): 3.00 3.30 3.60 1 VDD2 (V): 3.00 3.30 3.60 1 Temperature (*C): -40 25 85 1 Package options Package: STQFN-20 Image:	Specs Informa	tion				
VDD (V): 3.00 3.30 3.60 1 VDD2 (V): 3.00 3.30 3.60 1 Temperature (°C): 40 25 85 1 Package options Package: STQFN-20 Image:	Operating condition	ons				
VDD2 (V): 3.00 3.30 3.60 1 Temperature (*C): -40 25 85 1 Package options Package: STQFN-20 I		Min.	Тур.	Ma	ax.	
Temperature (°C): 40 25 2 85 0 Package options Package: STQFN-20 T	VDD (V):	3.00	\$ 3.30	\$ 3	60 \$	0
Package options Package: STQFN-20	VDD2 (V):	3.00	\$ 3.30	\$3	60 🗘	0
Package: STQFN-20	Temperature (°C):	-40	\$ 25	\$ 8	5 \$	0
	Package options					
OK Cancel	Package:		ST	QFN-20		•
	•			C	K G	ancel



RESIZING MAIN WINDOW


- Use slider bar here to adjust view to show all pins (should look like this when you are done)
 - Alternatively, you can select the "Fit Work Area" button to auto scale the view
- Pins shown have two types:
 - Blue pins connected to VDD
 - Gold pins connected to VDD2
 - These are available on all dual-supply parts





COMPONENTS WINDOW

- Components list should be shown on right hand side
- If it is not showing, click on Components button to make it show
- The components window shows the available circuit components
- The components in each base device are different, therefore the components window is unique for each device type





OUR GOAL IS TO DESIGN A SIMPLE RESET CIRCUIT


Three Functions in the Design

- This design will issue an output pulse that can trigger a reset of a system
- This function has three components in this example:
 - Logic "OR" gate
 - Analog comparator (ACMP)
 - One shot (pulse generator)
- Let's review what each component does in this example:
 - One shot this is the output pulse that a monitoring device will use to reset the system
 - ACMP this will monitor a voltage rail (for example a main power rail)
 - "OR" gate this will be used to monitor two possible signals that can trigger a reset
 - ACMP output for the case where the power rail goes too low
 - Digital logic input for the case where another device wants to trigger a reset
- The signal flow looks like this: digital logic "OR" ACMP → One shot

SELECTING A COMPONENT (LOGIC GATE)

Configuring the Gate


- Click on 2-bit LUT0
 - Check the box next to the name of the block
- Make sure the block is highlighted green
 - If it's not, click the item once
 - Click "View" "Properties if necessary
- Set the logic block to be an "OR" gate
 - From the drop-down menu, select "OR"
- Click "Apply" to keep the changes





SELECTING A COMPONENT (ANALOG COMPARATOR)

Configuring the ACMP





SELECTING A COMPONENT (ONE SHOT)


Configuring the Counter Block as a One Shot

Click on MF1 block File Edit View Tools Options Help Ч 111 Set Wire Project Settings Project Info Properties Schematic Library Components NVM View Set Label **Rules Checker** Debug MF = Multi-Function Flip Vertical Align Horizontal Use the drop-down menu PIN 10 (106) Multi-function GND (PIN 11) CNT/DL PIN 12 (IO7) PIN 13 (108) VDD2 (PIN 14) One shot to change it to a counter PIN 15 (IO9) PIN 16 (IO10 PIN 17 (011 Counter data PIN 18 (IO12) PIN 19 (IO13) (Range: 1 - 255) LI NI Pulse width PIN 20 (IO14 62.5 ms Click "Apply" and "Yes" Analog Comparato (typical): ✓ A CMPOH Edge select A CMP1H DLY IN init. A CMP2L Bypass the initial A CMP3L value: Combination Function Co - v + V00 PIN16 Use 2nd drop-down menu FILTER/EDGE DET Non-inverted (OUI Output polarity: 2-bit LUT0/DFF/LATCH0 2-bit LUT1/DEE/LATCH ÷ 2-bit LUT2/DFF/LATCH PIN15 Up signal sync. 2-bit LUT3/PGEN and change to One Shot 3-bit LUT0/DFF/LATCH Keep signa 3-bit LUT1/DFF/LATCH 3-bit LUT2/DEE/LATCH ← PIN3 VDD2 Mode sign CNT1/DLY1 3-bit LUT3/DFF/LATCH 3-bit LUT4/DFF/LATCH 3-bit LUT5/DEE/LATCH8 Click "Apply" PIN4 PIN 13 3-bit LUT6/Pipe Delay/Ripp POR unctional Compon Clock OSC0 /64 ME0 (4-bit LUTO, DEE/LATCH MF1 (3-bit LUT7, DFF/LATCH PIN5 MF2 (3-bit LUT8, DFF/LATCH PIN12 OSCO Freq. /64 ME3 (3-bit LUT9, DEE/LATCH, Select OSC0/64 MF4 (3-bit LUT10, DFF/LATC Clock frequency: MF5 (3-bit LUT11, DFF/LATC • PIN6 ME6 (3-bit LUT12 DEE/LATC. MF7 (3-bit LUT13, DFF/LATC 5 Apply Special Component from the drop-down menu 主 P DLY VREFO VREF1 ✓ POR for oscillator OSC0 OSC1 OSC2 ✓ I2C TEMP SENSOR BG EEPROM Click "Apply" External Compo ✓ GND ✓ GND ✓ GND ✓ V1 ✓ V2 OSC0 appears with an orange wire to CNT1 - 📥 + 🔍 🔍 💠 🖑 🦿 Simulation: Default - 💾 👪 🗶 💼 Properties Schematic Library Show all Hide all



CONNECTING BLOCKS TOGETHER

Using Wires





WHAT DOES THIS DESIGN DO SO FAR?

Design Operation


- If Pin 4 goes to a logic high, OR Pin 20 goes above the ACMP VREF (currently defaulted to 32 mV), then the output of the OR gate will go HI.
- Upon a HI or LO from the OR gate the CNT1 one shot trigger. The one shot pulse is currently set to be a 62.5 msec, HI pulse (output polarity = not inverted).
- Let's say that Pin 20 is tied to the VDD of an S.O.C. When the SOC VDD goes HI, the output of the OR gate will go HI, triggering the one shot output pulse. Since an SOC takes some time to power up, we might cause a reset of the SOC mid-power up. We can fix this by changing the CNT1 edge to "Falling".
- Also, 32 mV might be a little low to compare the VDD value to so let's change that to 2016 mV (2.016 mV). This is now configured as a much better "brownout" detector.



CLEANING UP THE LAYOUT

Rearrange and Remove Unused Pins

- To remove unused pins, click "Hide All".
- To move blocks around, click and hold a block to drag them around the screen. This is shown by a handshaped cursor.
- To align pins vertically, drag a highlighted box around Pins 4, 8, 9 and 20. Then click the "Align Vertical" button.
- To rotate a block, click it once, then right click and rotate it.
- Save early, save often!





SIMULATION PORTION OF DEMO






OPEN THE DEBUGGER

This is How to Access the Built-In Simulator (SPICE)


- Click the "Debug" button to access the SPICE simulator
- This is also how to access the emulator for the various hardware development kits





DEVELOPMENT PLATFORM SELECTOR WINDOW

Accessing the SPICE Software Simulation Tool






THE DEBUGGER CONTROLS WINDOW

Setting Simulation Parameters


- This window allows you to define the parameters of the simulation run
- Before we run the simulation, we need to set input signals and choose probe points (circuit connection points where the simulation software will track the outputs)






ADD VOLTAGE SOURCE AND PROBE POINT

For Both Input Pins and the Output Pin





EDIT AND CONFIGURE THE SOURCE




$\ensuremath{\mathbb{C}}$ 2024 Renesas Electronics Corporation. All rights reserved.

RENESAS

SET AND RUN THE SIMULATION

ЮX Debugging controls Change the Ending Time to 200 ms **Debugging Controls** Change platform Change the Maximum time step to 4 ms Software Simulation Import configuration Note that the default is in µs Analysis Type Transient Ŧ Push this button to start the simulation Transient analysis settings: \$ Ending time: 200ms A warning pop-up may appear to show a long \$ Maximum time step: 4ms simulation time, it's ok to dismiss \$ Temperature: 25.00°C This pop-up window shows the progress Use initial conditions Estimated completion time is more than 2 minutes Simulation in progress 0% U Start simulation Show plots Cancel








BACK UP SLIDES ADDITIONAL APPLICATIONS EXAMPLES




Multivibrator (Op Amp Design)

- Uses the OPAMP0 in SLG47004V
- As there is no negative Supply voltage for the Op AMP
 - Set Input voltage on Vref 1 = Vdd/2
 - Include additional voltage divider (1:1)




Astabiler Multivibrator mit Operationsverstärker/Komparator






Multivibrator (Op Amp Design)





GPIO Expander


- Uses the I²C port in SLG4653xV
- Access GreenPAK pin state by a read command (up to 16 pins with SLG46533/SLG46537/SLG46538V)
- Optional /INT pin can be implemented for continuous pin monitoring





System Reset


- Can be implemented in any GreenPAK silicon
- Inputs: /MR, VDD, WatchDog, voltage rail, logic signal
- Output: one shot pulse of almost any time length, level shifted logic





Power Rail Sequencing


- Can be implemented in any GreenPAK silicon
- Inputs: logic signals, PGs, voltage levels
- Outputs: load switch OEs, LDO OEs, DC/DC OEs, MOSFET gates





RGB LED Driver


- Uses the I2C port in SLG4653xV, can be implemented with SPI in other GreenPAKs
- Inputs: write command for color, flashing time, pulsing time, breath time
- Output: PWM signal with timing to drive RGB diode(s)





Coulomb Counter


- 2 uA power consumption; linear for power switch currents from uA to mA
- Inputs: Current through power switches
- Output: Frequency proportional to current through switches or I2C counter read



RENESAS

Safety Features


- Can be implemented in any GreenPAK silicon with ACMPs
- Inputs: VDD, voltage rails, thermistors, other sensing elements
- Outputs: over/under voltage indication, over temperature





HVPAK Motor Driver with Current Limiting Application


- Can be implemented using HVPAK family ICs
- Inputs: VDD, power source, two buttons
- Outputs: custom motor control with over current protection





Wheatstone Bridge Sensors Interface Using AnalogPAK SLG47004





RENESAS



